Sign in
Shared read

Ask Tessara

A research answer shared from Ask Tessara. Every answer carries its receipts.
The Read
Asked Jul 8, 2026· on the record
What's one thing people are missing about analog semiconductors?
CONFIDENCEMODERATEevidence 7/104 constraint reads
Board power conversion, MLCCs, and GaN power stages are all tightening inside the server rack while the market watches the GPU layer: analog components are the under-covered constraint of the AI build-out.
  • ADI extended certain analog IC lead times to six months; a broader read puts power and analog lead times at 26-30 weeks with prices up about 30%.DigiTimes
  • Board power conversion reads tight at 73/100 and tightening, driven by AI-server VRM demand from MPWR and server PSU revenue running well above trend.Board Power…
  • Japan MLCC export value runs well above trend while Samsung Electro-Mechanics capex is pulling back: throughput hot, supply response quiet.Multilayer…
  • onsemi fab utilization is well above trend; the GaN 800V DC platform validation cycle runs 18-24 months, a qualification gate with no short-circuit.GaN Power…
The missed gate

**Board power conversion reads tight at 73/100 and still tightening.** Every AI rack now pulls hundreds of VRMs and thousands of MLCCs, and the supply chain for both runs through a short list of Japanese and Korean makers who are not stepping up capex proportionally. ADI's six-month lead-time disclosure this week and the 26-30 week power-and-analog read from specialist commentary put a number on what the substrate has been building toward. The Register flagged in April that power and management controller silicon was spreading as a shortage threatening server shipments; it is no longer a warning, it is a read.

The GaN qualification gap

**The angle is the longer-fused version of the same story.** onsemi fab utilization is well above its baseline and Infineon's backlog is nearly well above trend, both level-basis reads. The less-obvious part is the 800V DC power architecture transition: onsemi management disclosed NVIDIA design wins for its smart power stages on the 800V platform, and qualification cycles for GaN power stages run 18-24 months per platform. That validation gate is structurally slower to clear than a lead-time extension and sits below the market's field of view.

generated 5d ago

Tessara is independent research and analysis, not investment advice. We are not a registered investment adviser. Past performance is not indicative of future results, and you are responsible for your own investment decisions.